SSRLabs Design Verification Engineer interview questions

I had 3 interview rounds. During all rounds, questions were on my project and System Verilog based questions. They would give me a week's time to prepare. It was for an unpaid position and they said based on my performance they would convert it to full time.