Cerium Systems interview question
5. Explain few low power design techniques
Interview Answer
Anonymous
26 Nov 2020
Clock Gating Power gating Multi threshold design Dynamic voltage frequency scaling Retention flip flop Multi voltage design (Level shifter used)