CEVA interview question

Basis system verilog, UVM