ABL Space Systems interview question

How do you cross clock domains in FPGA?