Samsung Electronics interview question
How would you verify a Verilog design?
Interview Answer
Anonymous
2 Jan 2021
You should start by verifying each module in your DUT, starting at the bottom-most level, and work your way up to the top. You should maximize code coverage by introducing either exhaustive or random stimuli.