Silicon Labs interview question

State Machine, Verilog code writing