Synopsys interview question

Static timing analysis VLSI design