Cadence Design Systems interview question

Verilog & VHDL concepts