AMD interview question

Verilog wrapping counter module with synchronous reset