onsemi interview question

q: was some coding problem with verilog? and some FIR design