Broadcom interview question

SystemVerilog vs Verilog