Arm interview question

Systemverilog assertions and constraints questions