Apple interview question

Design clock divider (divided by 3) in Verilog