Xilinx interview question

Q: FPGA pipeline design and timing optimization