Capgemini interview question

SV, UVM, Verilog, Some Design Questions